(and higher depending on device family and speed grade) with a 4:1 memory-to-logic clock ratio for easier FPGA timing closure. Interface Flexibility: Data Width: Supports component widths from 8 to 80 bits Configurations: Compatible with RDIMM, UDIMM, and SODIMM Memory Depth: Supports devices up to in density. Reliability & Signal Integrity: ECC Support: